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Abstract— Interconnection networks must transport an always
increasing information density and connect a rising number
of processing units. Electronic technologies have been able
to sustain the traffic growth rate, but are getting close to
their physical limits. In this context, optical interconnection
networks are becoming progressively more attractive, especially
because new photonic devices can be directly integrated in
CMOS technology. Indeed, interest in microring resonators as
switching components is rising, but their usability in full optical
interconnection architectures is still limited by their physical
characteristics. Indeed, differently from classical devices used
for switching, switching elements based on microring resonators
exhibit asymmetric power losses depending on the output ports
input signals are directed to. In this paper, we study classical
interconnection architectures such as crossbar, Benes and Clos
networks exploiting microring resonators as building blocks.
Since classical interconnection networks lack either scalability
or complexity, we propose two new architectures to improve
performance of microring based interconnection networks while
keeping a reasonable complexity.
I. INTRODUCTION
The predictions outlined in the “International Roadmap for
Semiconductors” [1] show that the most critical performance
limitations of on-chip interconnections depend on the latency
and power requirements of metal-dielectric wiring, especially
for lengths above the millimeter. The failure of copper wires to
scale with CMOS transistors has already resulted in a depar-
ture from the synchronous single chip/core design paradigm
to multi-core or multi-chip systems for both “consumer”
and “High Performance Computing” (HPC) systems, which
recently approached aggregated bandwidth of Petabit/s. On
the one hand, electronic interconnects can not keep up with
the continuously increasing bandwidth demand. Indeed, the
required parallelism is becoming unsustainable because of
electromagnetic compatibility problems, power supply and
dissipation requirements. On the other hand, the recent break-
throughs made in CMOS-compatible silicon photonic integra-
tion are boosting the penetration of optical technologies in
interconnection systems [2], [3]. Photonic technologies can
transport a huge information density and their performance
are largely independent of the bitrate. Furthermore, they offer
the possibility to cover large distances without regeneration.
Among the optical devices that have been recently devel-
oped, one of the most promising is the silicon microring res-
onator [4], a small foot-print device suited to a wide range of
applications which include signal processing, filtering, delay-
ing or modulating optical signals; thus, microring resonators
have been used also to build sensors, lasers, modulators,
switches, memories and slow-light elements. We focus on the
use of microring resonators as optical switching elements.
As Fig. 1(a) shows, in microring resonators, an incoming
optical signal can be either coupled to the ring (if the input sig-
nal wavelength matches the microring’s resonance wavelength)
or it can continue along its path (if the input signal wavelength
is different from the microring’s resonance wavelength).
Microring resonators show intrinsic asymmetric power
penalties, because optical signals coupled to the ring suffer
larger power penalties than signals not traversing it. This
physical asymmetric behavior implies new challenges in de-
signing optical interconnection networks based on microring
resonators, because the signal penalty depends on the paths
input signals follows crossing these optical interconnection
networks. Indeed, it becomes crucial to minimize the number
of times an input signal is coupled to a microring resonator
to reduce the overall power penalty while traveling through
the interconnection network. On the contrary, in classical
interconnection networks (both electronic and photonic) input
signals suffer the same power losses independently of the state
of the crossed switching element.
In Sec. II, we describe Switching Elements (SE) based on
microring resonators that can be used as building blocks to
create interconnection networks. In Sec. III, we investigate
the scalability and the complexity of crossbar, Benes and
Clos networks based on microring SEs; in particular, we
propose two new variations of multistage networks to optimize
the tradeoff between scalability and complexity. Finally, we
present some design evaluation of the proposed solutions in
Sec. IV, and draw some conclusions in Sec. V.
II. MICRORING-BASED SWITCHING ELEMENTS
Microring resonators are characterized by a waveguide bent
to itself in a circular-like shape, coupled to one or two
waveguides or to another microring [4]. Fig. 1(a) shows an
example of a microring coupled to two waveguides to build a
1 × 2 SE; this basic building block is called 1B-SE. Optical
signals entering the input port can be deflected either to the
drop port, when the ring is properly tuned to be in resonance
with the input signal wavelength, or to the through port in the
normal non-tuned state. Note that the waveguide intersection
introduces negligible scattering losses.
Experimental measurements [4] show that the 1B-SE
presents an asymmetric behavior. Indeed, input signals sent
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to the drop port experience larger power losses (around 1.4
dB) than signals routed to the through port (around 0.1 dB)
because of the propagation inside the ring and the ring-
waveguide coupling. Hence, from the power budget point of
view, this SE can be in either a High-Loss State (HLS) or in
a Low-Loss State (LLS). Furthermore, some power leakage is
experienced, being larger on the through port with respect to
the drop port (because passing through the ring introduces a
power penalty). This leads to an unbalanced coherent crosstalk
accumulation when several other SEs are present. In this paper,
we assume that the power losses in LLS and that the effect
of accumulation of crosstalk due to power leakages are both
negligible. These assumptions are reasonable because power
penalties of SEs in HLS are much higher than all other power
impairments. We don’t face the issue of physical modeling of
microring resonators; rather, we wish to study interconnection
network architectures able to scale to large size by reducing
the number of SEs in HLS that optical signals should cross
while moving from input to output ports.
Microring resonators can dynamically change their state.
Indeed, either exploiting thermal-optic or electro-optic [5]
effects or by means of an optical pump [6], it is possible
to modulate the microring effective refractive index, hence
its resonance frequency. Depending on the technology used,
different tuning times as well as different power penalties
can be observed. In the remainder of the paper, we assume
that microrings are controlled by carrier injection techniques
because they ensure a switching time of few hundreds ps [5],
suitable to support fast switching. We also assume single
wavelength operation: the incoming optical signal is coupled
to the ring if its resonance frequency matches the signal
frequency. The ring can also be tuned to a different frequency
so that the incoming signal is decoupled from the ring.
Building up on the 1B-SE structure, it is possible to design
more complex SEs that can be used as building elements
in interconnection architectures. Fig. 1(b) depicts a possible
implementation of a basic 2× 2 SE (called 2B-SE). The 2B-
SE is based on two 1B-SEs jointly controlled to provide two
switching states: the bar state (in1→out1, in2→out2) and the
cross state (in1→out2, in2→out1). More in detail, in the bar
state, each ring deflects the corresponding optical input signal
to the drop port of the respective 1B-SE. On the contrary,
when the 2B-SE operates in the cross state, each ring lets
the corresponding optical input signal pass to the through
port of the respective 1B-SE. Hence, also the 2B-SE exhibits
an asymmetric behavior, because the bar state is a HLS
introducing power losses for both input ports, and the cross
state is LLS, with negligible power losses, as experimentally
measured in [4].
III. ARCHITECTURES FOR INTERCONNECTION NETWORKS
The SEs presented in Sec. II can be used as building
elements to assemble larger interconnection networks. We
aim at maximizing interconnects scalability (in terms of port
count) and minimizing its complexity C, measured as the
number of microrings used to build the interconnects. Due
(a) 1× 2 Basic SE
(1B-SE)
(b) 2× 2 Basic SE
(2B-SE)
Fig. 1. Elementary microring-based switching elements
to the asymmetric behavior characterizing SEs, maximizing
scalability is equivalent to minimize the maximum number
of SEs in HLS (either the drop port for a 1B-SE or the
bar-state for a 2B-SE) crossed by optical signals considering
every possible input/output connection. We denote by X the
maximum number of SEs configured in HLS that an input
signal crosses in the optical interconnection network.
In the following we present different solutions to build a
microring-based interconnection network with N input/output
ports. First, we discuss the properties of the crossbar archi-
tecture. The search for non-blocking networks, less complex
than the crossbar, naturally leads to multistage interconnection
networks. Among the large number of well-known multistage
architectures, we then consider in this paper Clos and Benes
networks. Finally, to achieve a better trade-off between scal-
ability and complexity, we introduce two variations of multi-
stage networks, combining Benes networks and crossbars: i)
the Hybrid Crossbar-Benes (HCB) network and ii) the Hybrid
Benes-Crossbar (HBC) network.
A. Crossbar networks based on microrings resonator
Crossbars can be easily built exploiting 1B-SEs: Fig. 2
shows an example of a 4× 4 (i.e., N = 4) crossbar, in which
column waveguides are the input ports and row waveguides
are the outputs. The crossbar exhibits the best scalability
performance, because each input can be connected to any
output crossing a single HLS 1B-SE. Hence, the maximum
number of SEs in HLS that any optical signal crosses is
XXBAR = 1. However, it is well known that the crossbar
requires high complexity, measured in terms of number of
microrings needed to create the interconnection network, equal
to CXBAR = N2. As a consequence, the crossbar requires a
large footprint and a large number of SEs must be controlled,
although via a trivial routing algorithm.
B. Clos networks based on microring resonators
Clos networks are a class of well-known interconnection
networks. They are usually employed either when the size
(in number of ports) of the interconnection network exceeds
the size of the largest feasible crossbar or to reduce the
overall network complexity. Indeed, the key advantage of
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Fig. 2. 4× 4 microring-based crossbar
Fig. 3. Basic Clos network
Clos networks is that the number of microrings deployed is
much lower than those needed to build a crossbar of the
same size. Fig. 3 shows the construction rule to obtain a
symmetric three-stage Clos network. The input (output) stage
of a N × N Clos network is composed by k SEs of size
n × p (p × n), with n = N/k denoting the number of ports
in each input (output) stage, and p the number of SEs of
the middle stage. The number of blocks of the middle stage
determines the blocking property of the Clos network. We
consider p = n, corresponding to the minimum number of
middle stages needed to build a rearrangeable (REAR) Clos
network [7].
When all SEs are implemented by crossbars, XREAR = 3
and the minimum network cost, obtained for n =
√
N/2, is
equal to C REAR = 2
√
2N
3
2
.
C. Benes networks based on microring resonators
Benes networks exhibit several advantages, such as a
straightforward recursive construction rule, a simple routing
and re-arranging algorithm and a complexity asymptotically
close to the minimum. Fig. 4 shows an 8× 8 Benes network.
An N ×N Benes network permits any one-to-one connection
between inputs and outputs using a number of stages (columns
of 2×2 SEs) equal to S = 2 log2 N −1, each stage including
N/2 2 × 2 SEs. Hence, the complexity of a N × N Benes
network scales as C BENES = 2N log2 N − N , because each
Fig. 4. 8× 8 Benes network
2 × 2 SE includes 2 rings. Even though the Benes network
asymptotically exhibits the lowest complexity, XBENES = S for
worst-case paths in a Benes network. Thus, Benes networks
lack scalability, because their physical impairments grow with
the network depth S.
D. The Hybrid-Crossbar-Benes network
The HCB network is depicted in Fig. 5 and aims at reducing
the complexity of a three-stage Clos network substituting the
crossbars composing the middle stage of a Clos network with
Benes networks. Clearly, from the cost perspective, the best
solution is to make the Benes network as large as possible.
This condition would lead to make k (the number of ports of
the middle stage switching blocks) as large as possible, or,
in a rearrangeable network, to have n (the number of ports
of the edge stages and the minimum number of middle stage
switching blocks) as small as possible. Indeed, for k = N2
the HCB network degenerates to a N × N Benes network.
On the other hand, the optimal solution, scalability wise, is
to make the Benes network as small as possible, and this
solution degenerates to the Crossbar networks for k = 1.
From the scalability perspective, an HCB network presents
XHCB ≤ XBENES+2 = 2 log2 k+1. Thus, if we define a target
XT equals to the maximum number of HLS SEs that optical
signals are allowed to cross inside the optical interconnection
network and substitute n = Nk in XHCB, it is possible to
establish the following construction rule:
n HCB ≥ N
α
(1)
with α = 2
XT−1
2
.
The value n HCB = N/α ensures both feasibility (respecting
the HLS constraints given by XT ) and minimum complexity.
Finally, from Eq. (1) the overall complexity can be expressed
as
C HCB = N(2n HCB − 1) + 2N log2
(
N
nHCB
)
which ensures a complexity lower than a crossbar for
N ≥ α(2−XT )/(2− α)
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Fig. 5. Hybrid Crossbar Benes (HCB) network
E. The Hybrid Benes-Crossbar network
The HBC network is based on the observation that a N×N
Benes network is made of two edge stages of SEs connected to
two (N/2)×(N/2) non-blocking networks in the middle stage.
These non-blocking networks are usually Benes networks as
well. Indeed, being crossbars non-blocking and optimal in
terms of scalability, they can be employed in the middle stage
of a multistage network interconnected according to the Benes
pattern, using edge stages composed by 2×2 SEs. For instance,
in Fig. 6, four 4 × 4 crossbars are used as middle stages to
build a 16× 16 network. Crossbars are employed as building
blocks for two 8 × 8 networks (shaded in Fig. 6), which are
in turn interconnected to build the 16× 16 network.
Let n be the size of crossbars constituting the middle stages
to ensure a maximum XT . Differently from a Benes network,
the HBC architecture is always feasible by choosing a proper
value for n, ranging from 2 to N . Note that, when n = 2
or n = N , the HBC architecture degenerates to a Benes or
a crossbar network respectively. Finally, also the HBC has
XT ≤ 2 log2 Nn +1, which leads to the following construction
rule:
n HBC ≥ N
α
(2)
with α = 2
XT−1
2
. The HBC complexity depends on the ratio
between N and n, i.e., the smaller the inner crossbars, the
lower the HBC complexity. The HBC cost scales as
CHBC(N,n) = 2N log2
(
N
n
)
+ Nn
From Eq.(2), nHBC = N/α is the size of the crossbar that
ensures minimal complexity for a given target XT . Finally, the
HBC architecture shows a complexity lower than a crossbar
for N ≥ (α(1−XT )) / (1− α).
IV. COMPLEXITY AND SCALABILITY
In this section we present some design evaluations of the
proposed interconnection networks. For the Clos network, the
number of SEs in HLS which optical signals should cross does
not depend on the blocking condition (which determines the
Fig. 6. Hybrid Benes-Crossbar (HBC) network example
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Fig. 7. X as a function of N for crossbar, Clos, Benes and the HBC/HCB
networks. For the HBC/HCB, n = 16 and n = 32 are considered.
number of SEs (p) in the middle stage). Thus, considering non
blocking networks, we report results for n = p, which is the
optimal choice from the cost perspective.
Fig. 7 shows the scalability conditions for the proposed
architectures. Due to their construction rule, both crossbar and
Clos networks show a constant X equal to 1 and 3, respec-
tively. On the contrary, the Benes network shows the worst
scalability performance, because X scales logarithmically with
respect to the number of inputs N . The HCB and the HBC
solution show the same scalability law, as described by (1)
and (2). Results for the feasible configurations N ≥ n are
presented for the two different cases n = 16 and n = 32.
Fig. 8 and Fig. 9 show the complexity for the different inter-
connection networks when varying the number of input/output
ports N for two different value of XT . In these figures we
considered XT = 7 and XT = 15 to illustrate two different
feasibility conditions which allow to cross a number of HLS
SEs which is either quite low or rather high, respectively. The
large figure refers to “small” networks (N ranging from 24
to 210), whereas the inset figure refers to “large” networks
(N ranging from 210 to 216). To both satisfy the feasibility
condition and to minimize cost, according to (1) and (2), we
select n = N/α with α = 8(128) for XT = 7(15). Note that
interconnection networks interconnecting 256 cores have been
recently proposed [8], [9] and [10]. Thus, if the current trend
persists, even larger interconnection network might be needed.
As expected, complexity is upper- and lower-bounded by
crossbars and Benes networks which always show the highest
This full text paper was peer reviewed at the direction of IEEE Communications Society subject matter experts for publication in the IEEE ICC 2010 proceedings
Authorized licensed use limited to: Politecnico di Torino. Downloaded on July 07,2010 at 07:43:14 UTC from IEEE Xplore.  Restrictions apply. 
102
103
104
24 25 26 27 28 29 210
Co
m
pl
ex
ity
 (#
of 
rin
gs
)
N (# of ports)
XBAR (X=1)
ClosREAR (X=3)
Benes X=7
HBC X=7
HCB X=7
104
105
106
107
108
210 211 212 213 214 215 216
Fig. 8. Complexity of crossbar, Benes, HBC and HCB networks with XT =
7
102
103
104
24 25 26 27 28 29 210
Co
m
pl
ex
ity
 (#
of 
rin
gs
)
N (# of ports)
XBAR (X=1)
ClosREAR (X=3)
Benes X=15
HBC X=15
HCB X=15
104
105
106
107
210 211 212 213 214 215 216
Fig. 9. Complexity of crossbar, Benes, HBC and HCB networks with XT =
15
and the lowest cost, respectively. Hybrid architectures are
always feasible even for the most demanding target (XT = 7),
while for the most relaxed condition (XT = 15) Benes is
complexity-convenient until feasible, i.e., up to 256 ports.
Indeed, in Fig. 8, for XT = 7, the largest feasible Benes
network is 16 × 16. Indeed, as the network size increases,
the number of HLS SEs that affect the signal is constrained
to grow. As a consequence, the feasibility target requires edge
(inner) crossbars to be larger for the HCB (HBC) architecture.
Finally, Fig. 9 shows that as XT increases, the size of crossbar
SEs used inside the HBC and HCB networks decreases, cutting
down the complexity. Note that, HCB and HBC solutions
become feasible as the Benes network violates the HLS
constraint. The HCB architecture exhibits a larger complexity
than HBC network.
V. CONCLUSIONS
In this paper we analyzed scalability and complexity of
different interconnection networks based on microring res-
onators. We initially described basic 1 × 2 and 2 × 2 SEs
and we highlighted their asymmetric behavior in terms of
power penalties depending on their switching state. Then, we
analyzed the effects of these asymmetries on the scalability
of crossbar, Benes and Clos networks. To trade scalability
and costs, we proposed two architectures, named HBC and
HCB, based on different combinations of Benes and crossbar
networks.
We showed that HBC and HCB interconnection networks
are able to overcome the scalability limitation of Benes
networks, presenting, at the same time, a remarkably lower
complexity than a crossbar.
It is worth observing that, given the possibility of bound-
ing both impairments and costs, an optical interconnection
network based on microring resonators can be conceived
following the reasoning described in the paper. Thus, we
believe microring resonators can be considered as interesting
devices for future photonic interconnection networks.
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